

- STI, N and P Well
- gate dielectric formation (plasma nitrided thermal oxidation or deposited oxynitride or nitride)
- Intrinsic polySi (~150nm) and intrinsic polyGe (~150nm) deposition
- Poly Si and PolyGe stack etch

Fig. 1






Fig. 2

gate and deep s/d doping implant conditions			
N+ poly Si			
As 10 ¹⁰ 30 KeV	1E15	0.5E15 atoms/cm ² or	
P 5.0 20 KeV	1E15	0.5E15 atoms/cm ²	
P+ polySi			
B 4.0 10 KeV	1E15	0.5E15 atoms/cm ²	



- Photo process to cover PFET area and opening NFET area

- Removal polyGe by H₂O₂ or HNO₃

- As or P deep implant to dope poly Si and deep n+ s/d


- Photo process to cover NFET area and opening PFET area

- Removal of poly Ge by H₂O₂ or HNO₃

- B deep implant to dope polySi and deep p+ s/d

Fig. 3


Extension implant conditions	
N+ extension	As 1.0-10 KeV, 5×10^{15} atoms/cm ²
with oxide or nitride spacer, thickness 1nm to 5nm	
P+ extension	BF ₂ 1.0-15 KeV, 5×10^{15} atoms/cm ² or B 0.2 to 3 KeV, 5×10^{15} atoms/cm ²



1. Removal of disposable spacer and liner
2. N+ or P+ extension formation
 - oxide or nitride spacer (less than 5nm for N, 15nm for P) formation by CVD deposition followed by RIE etch
 - As (for N) or B (for P) ion implantation, (halo implantations if necessary) with appropriate photo process to form implant blocking mask

Fig. 4

S/D implant conditions	
N+ S/D	
As 6 to 30 KeV	1E15 to 7E15 atoms/cm ²
P 3 to 15 KeV	1E15 to 7E15 atoms/cm ²
P+ S/D	
BF2 5 to 40 KeV	1E15 to 7E15 atoms/cm ²
B 10 to 8 KeV	1E15 to 7E15 atoms/cm ²



N+ or P+ S/D diffusion formation

- oxide (or nitride+oxide) spacer (50nm -100nm) formation by CVD deposition followed by RIE etch

- As or P (for N+) or B (for P+) ion implantation with appropriate photo process to form implant blocking mask,
- Strip photo resist after the implants
- Dopant activation anneal at 1000C to 1100C, for 10sec to 10m sec

Fig. 5




Fig. 6

1. Silicide formation (CoSi₂ or NiSi)
2. Device passivation insulator formation
- CVD or PECVD of nitride and BPSG (Boronphosphorous Silicate) and planarization
3. Contact (W stud) and metal (Cu or Al) wiring formation